← alu1 → alucry

CADR – ALU CARRY AND FUNCTION [aluc4]

2D2174282D2174282B2074S372C11HEX INV74S042A1674S372A1674S372A1674S372A1674S372A1774S372A1774S372A1774S372A1774S372B18SEL1SEL0OUTENB3210OUTENB3210DUAL 4-1SELECT74S1532B17SEL1SEL0OUTENB3210OUTENB3210DUAL 4-1SELECT74S1532B16SEL1SEL0OUTENB3210OUTENB3210DUAL 4-1SELECT74S1532A18CARRY NET74S182XOUTYOUTX3Y3COUT2X2Y2COUT1X1Y1COUT0X0Y0CIN2A19CARRY NET74S182XOUTYOUTX3Y3COUT2X2Y2COUT1X1Y1COUT0X0Y0CIN2A20CARRY NET74S182XOUTYOUTX3Y3COUT2X2Y2COUT1X1Y1COUT0X0Y0CIN2D2174282D2174282C2074S202C2074S202C1574S002C1574S002D1574S322C1574S002C1574S002C1074S022C1074S022C1074S022C1074S02Instruction Register contains an ALU instruction (IR44-IR43).IRALUOutput Bus Control. With IR13. 1 ALU; 2 ALU shifted right by one bit, with the correct sign shifted in; 3 ALU shifted left by one bit, shifting in Q31 from the right.IR12Instruction Register contains an ALU instruction (IR44-IR43).IRALUOutput Bus Control. With IR12. 1 ALU; 2 ALU shifted right by one bit, with the correct sign shifted in; 3 ALU shifted left by one bit, shifting in Q31 from the right.IR13OSEL1A4≡5≡6≡OSEL0A1≡2≡3≡ALUMODEALUMODEIR0Instruction Register bit 1: ALU: Q control. 0 Do nothing; 1 Shift Q left, shifting in the inverse of the sign of the ALU output (ALU31); 2 shift Q right, shifting in the low bit of the ALU output (ALU0); 3 Load Q from ALU outputIR1Instruction Register bit 2: ALU: Carry this bit into the low end of the ALU.IR2IR3IR4A31A31BIR4IR3Instruction Register bit 2: ALU: Carry this bit into the low end of the ALU.IR2Instruction Register bit 1: ALU: Q control. 0 Do nothing; 1 Shift Q left, shifting in the inverse of the sign of the ALU output (ALU31); 2 shift Q right, shifting in the low bit of the ALU output (ALU0); 3 Load Q from ALU outputIR1IR0DIVPOSLASTTIMEInstruction Register bit 6: JUMP: Invert ConditionIR6Q0DIVSUBCONDDIVPOSLASTTIMEDIVDIVPOSLASTTIMEInstruction Register bit 5: JUMP: If low, rotation count for M source. If high, condition number.IR5DIVDIVADDCONDDIVADDCONDA31A31ADIVSUBCONDHI12MULALUADDMULNOPQ0MULDIVSUBCONDA31DIVADDCONDA31AInstruction Register contains a JUMP instruction (IR44-IR43).IRJUMPALUSUBGNDGNDHI12IR4GNDHI12GNDIR3Instruction Register bit 5: JUMP: If low, rotation count for M source. If high, condition number.IR5GNDHI12GNDInstruction Register bit 6: JUMP: Invert ConditionIR6HI12GNDGNDGNDHI12HI12Instruction Register bit 7: JUMP: N-Bit, NOPIR7OSEL0BOSEL1BOutput Bus Control. With IR12. 1 ALU; 2 ALU shifted right by one bit, with the correct sign shifted in; 3 ALU shifted left by one bit, shifting in Q31 from the right.IR13Instruction Register contains an ALU instruction (IR44-IR43).IRALUOutput Bus Control. With IR13. 1 ALU; 2 ALU shifted right by one bit, with the correct sign shifted in; 3 ALU shifted left by one bit, shifting in Q31 from the right.IR12Instruction Register contains an ALU instruction (IR44-IR43).IRALUInstruction Register bit 2: ALU: Carry this bit into the low end of the ALU.IR2HI12Instruction Register contains a JUMP instruction (IR44-IR43).IRJUMPGNDCIN0NCNCNCNCNCNCNCALUF3ALUF2ALUF1ALUF0ALUF3ALUF2ALUF1ALUF0ALUF3AALUF2AALUF1AALUF0AALUF3BALUF2BALUF1BALUF0BALUMODEALUF1ALUF0ALUF2ALUF3GNDGNDALUSUBALUADDCIN16CIN32XX1YY1XX0YY0CIN0YY0XX0XX1YY1CIN28CIN24CIN20CIN16CIN12CIN8CIN4XOUT31YOUT31XOUT27YOUT27XOUT23YOUT23XOUT19YOUT19XOUT15YOUT15XOUT11YOUT11XOUT7YOUT7XOUT3YOUT3CIN03≡2≡1≡1≡3≡5≡9≡11≡13≡2≡4≡6≡8≡10≡12≡3≡2≡1≡6≡5≡4≡8≡9≡10≡11≡12≡13≡3≡2≡1≡6≡5≡4≡8≡9≡10≡11≡12≡13≡7:9:15:13:12:11:10:1:3:4:5:6:2:14:7:9:15:13:12:11:10:1:3:4:5:6:2:14:7:9:15:13:12:11:10:1:3:4:5:6:2:14:13:3:4:1:2:14:15:5:6:7:10:9:11:12:13:3:4:1:2:14:15:5:6:7:10:9:11:12:13:3:4:1:2:14:15:5:6:7:10:9:11:12:10≡9≡8≡13≡12≡11≡8≡13≡12≡10≡9≡6≡1≡2≡4≡5≡12≡13≡11≡9≡10≡8≡5≡4≡6≡5≡4≡6≡2≡1≡3≡13≡12≡11≡3≡2≡1≡10≡9≡8≡6≡5≡4≡

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages:

This page:

Other pages: